Abstract-A 352 288 pixel CMOS image sensor chip with perpixel single-slope ADC and dynamic memory in a standard digital 0.18-m CMOS process is described. The chip performs "snapshot" image acquisition, parallel 8-bit A/D conversion, and digital readout at continuous rate of 10 000 frames/s or 1 Gpixels/s with power consumption of 50 mW. Each pixel consists of a photogate circuit, a three-stage comparator, and an 8-bit 3T dynamic memory comprising a total of 37 transistors in 9.4 9.4 m with a fill factor of 15%. The photogate quantum efficiency is 13.6%, and the sensor conversion gain is 13.1 V/e . At 1000 frames/s, measured integral nonlinearity is 0.22% over a 1-V range, rms temporal noise with digital CDS is 0.15%, and rms FPN with digital CDS is 0.027%. When operated at low frame rates, on-chip power management circuits permit complete powerdown between each frame conversion and readout. The digitized pixel data is read out over a 64-bit (8-pixel) wide bus operating at 167 MHz, i.e., over 1.33 GB/s. The chip is suitable for general high-speed imaging applications as well as for the implementation of several still and standard video rate applications that benefit from high-speed capture, such as dynamic range enhancement, motion estimation and compensation, and image stabilization.
rate applications that require high-speed capture such as sensor dynamic range enhancement and motion estimation [8] [9] [10] .
The main drawback of DPS is that it uses more transistors per pixel than conventional analog image sensors and therefore can have larger pixel sizes. Since there is a lower bound on practical pixel size imposed by the wavelength of light, imaging optics, and dynamic range, this drawback quickly disappears as CMOS technology scales down to 0.18 m and below. Designing image sensors in such advanced technologies, which will be needed for implementing true camera-on-chip systems, is challenging due to the scaling of supply voltage and the increase in leakage currents [12] .
In this paper, we describe a 352 288 CMOS DPS with per-pixel ADC and digital memory fabricated in a standard digital 0.18-m CMOS technology. The goals of our design are: 1) to demonstrate a DPS with bit-parallel ADC and memory per pixel (our earlier implementations [8] , [11] employed a shared bit-serial ADC and a 1-bit latch per 2 2 block of pixels); 2) to evaluate the scalability and performance of image sensors implemented in a standard digital 0.18-m CMOS process; 3) to demonstrate the speed potential of DPS, in particular, to reach or exceed continuous 10 000 frames/s operation and sustain 1 Gpixels/s throughput; and 4) to provide a platform for experimenting with algorithms and circuits that exploit high-speed imaging and embedded pixel-level digital memory.
Several high-speed CMOS APS chips have been reported. Krymski et al. [13] describe a 1024 1024 APS, followed by column-level 8-bit ADCs that achieves over 500 frames/s. Readout and digitization are performed one row at a time and each digitized row is read out over a 64-bit wide output bus. Fully pixel-parallel image acquisition ("snap-shot" acquisition) and short shutter durations are important requirements in high-speed imaging to prevent image distortion due to motion. These requirements, however, cannot be achieved using the standard APS architecture used in [13] . To address this limitation, Stevanovic et al. [14] describe a 256 256 APS with per-pixel storage capacitor to facilitate pixel-parallel image acquisition. Analog pixel values are multiplexed and read out through four analog outputs, achieving over 1000 frames/s.
The DPS architecture described in this paper fulfills the requirements of high-speed imaging with practically no limit on array size. It performs fully pixel-parallel image acquisition. Pixel reset is performed in parallel for all pixels and the reset duration is completely programmable, permitting higher shutter speeds that are independent of frame rates. The massively parallel per-pixel A/D conversion scheme demonstrated here results in a high digitization rate (of up to 5 gigaconversions per second) that is independent of array size. This is a key advantage of DPS over APS employing column-level, chip-level, or off-chip ADCs where digitization rates do not scale linearly with the number of pixels in the array.
The rest of the paper is organized as follows. In Section II, we describe the DPS chip architecture and main characteristics. In Section III, we describe the details of the pixel design. In Section IV, we discuss the chip operation including the different imaging modes. In Section V, we describe the test setup and chip characterization results including ADC performance, quantum efficiency (QE), dark current, noise, and digital noise coupling. Sample images are provided in Section VI. Finally, in Section VII, we discuss the performance limits of DPS, including pixel size scaling and achievable readout speeds.
II. DPS CHIP OVERVIEW
A photomicrograph of the DPS chip is shown in Fig. 2 and the main chip characteristics are listed in Table I . The chip contains 3.8 million transistors on a 5 5 mm die. The sensor array is 352 288 pixels in size, conforming to the CIF format. Each pixel is 9.4 m on a side and contains 37 transistors including a photogate, transfer gate, reset transistor, a storage capacitor, and an 8-bit single-slope ADC with an 8-bit 3T-DRAM. The chip also contains test structures that we used for detailed characterization of APS and DPS pixels [16] . The test structures can be seen in the upper center area of the chip. Fig. 3 shows a block diagram of the DPS chip. At the center is the sensor array. The periphery above the sensor core contains an 8-bit gray code counter, an auxiliary code input, and multiplexers and tristate column data drivers that are used to write data into the memory within the pixel array. The column multiplexers can be used to substitute arbitrary patterns for the standard gray code during data conversion. This facilitates the use of nonlinear ADC transfer functions, for example, for compression of dynamic range and contrast stretching. To the left of the sensor array is the readout control periphery that includes a row select pointer for addressing the pixel-level memory during readout. To the right of the sensor array is the bias generation and power-down circuits, which are used to digitally control the per-pixel ADC and memory sense-amp biases. The analog ramp signal input to the array needed for the per-pixel ADCs is supplied by an off-chip DAC.
Below the sensor core are the digital readout circuits which include column sense-amps for reading the pixel-level memory and an output multiplexing shift register. The pixel values are read out of the memory one row at a time using the row select pointer and column sense-amps. Each row is then buffered and pipelined so that as one row is being shifted out of the chip, the following row is read out of the memory. A 64-bit wide parallel-in, serial-out shift-register bank was used instead of a large multiplexer, since in a shift register data moves in small increments, reducing local capacitance and drive circuit performance requirements. With each clock cycle, eight 8-bit pixel values are read out in a continuous stream with no waits or gaps between rows. An entirely closed-loop clocking system is used to assure clock and data integrity. The 64-bit output bus is clocked at 167 MHz for a 1.33-GB/s readout rate.
In the lower left corner of the chip is the readout control block. Since the chip is to be clocked at upwards of 167 MHz, it was important to keep off-chip high-speed controls to a minimum. The control block generates all the signals needed for readout from a single frame reset followed by a single continuous clock burst. A 6-phase clock generator using feedback to ensure correct margins is used to drive the shift registers. During chip testing or experimental operation, the control block can be bypassed and a set of auxiliary input controls used. Almost all digital circuitry in the periphery of the chip was designed using static logic to permit arbitrarily low clock rates.
III. PIXEL DESIGN
The pixel circuit is shown in Fig. 4 . It consists of a photogate circuit, a comparator, and an 8-bit memory. The photogate circuit consists of an nMOS photogate, a transfer gate, a reset transistor, and a sample capacitor. We decided to use a photogate to achieve high conversion gain and because preliminary process data indicated that native photodiodes have unacceptably high leakags. We implemented the photogate circuit using the standard thick oxide (3.3 V) transistors (denoted by * in the figure), normally used in I/O circuits, to avoid the high gate and subthreshold leakage currents of the thin oxide (1.8 V) transistors. Implementing the photogate and reset transistor using thick oxide transistors also makes it possible to use higher gate voltages than the nominal 1.8-V supply to increase voltage swing.
The comparator consists of a differential gain stage and a single-ended gain stage, followed by a CMOS inverter. It is designed to provide gain sufficient for ten bits of resolution with an input swing of 1 V and a worst-case settling time of 80 ns. This provides the flexibility to perform 8-bit A/D conversion over a 0.25-V range in under 25 s, which is desirable for high-speed and/or low-light operation. In our earlier implementation [8] , the pixel-level comparator was configured as a unity feedback amplifier during reset to perform autozeroing. Since in this implementation, we needed very high gain-bandwidth product at low power consumption and small area, we chose to run the comparator open loop and sacrifice an autozeroing capability. To cancel the high comparator offset voltages, we rely on digital correlated double sampling (CDS). Due to the low operating voltage and the desire for a large input swing, we could not use a cascode architecture. Instead, we used a three-stage architecture, with a CMOS inverter as the third stage to saturate the output voltage levels.
The pixel-level memory was implemented using 3T dynamic memory cells with a single read/write port to achieve small area and high-speed readout. The memory was designed for a maximum data hold time of 10 ms. This required the use of larger than minimum gate length access transistors and holding the bit lines at around to combat high transistor off-currents. Writing into the memory is locally controlled by the comparator. During readout, single-ended charge-redistribution column sense-amps, located in the periphery and not shown The comparator and pixel-level memory circuits can be electrically tested by applying analog signals to the sense node through the "Reset Voltage" signal, performing A/D conversion using the normal input ramp and the on-chip gray-code generator, and then reading out the digitized values. In this way, except for the photodetectors, the DPS chip can be electrically tested and characterized without the need for light or optics.
Fig . 5 shows the layout of a 2 2 pixel block. The four large squares are the photogates, which are sized and spaced equally in the horizontal and vertical dimensions. The fill factor of this pixel is 15%. The silicide layer, which is opaque, was blocked from the photogates. The three-stage comparators are seen near the top and bottom of the pixel quad. The digital memory is located in the two sections near the center of the quad. The smaller squares are the capacitors, with the transfer and reset transistors nearby.
The pixels are mirrored about the horizontal axis in order to share the n-well and some of the power and bias lines. With digital CDS as discussed in Section IV.C, we did not observe any offset FPN due to mirroring. A small layout asymmetry, however, has resulted in odd/even row gain FPN. Memory bitlines (metal 3) and digital ground (metal 1) run vertically over the memory, while analog signal (metal 2) and power distribution (metal 4) run horizontally on top of the comparators. Metal 5 covers most of the array and acts as a light shield. Pixel array analog and digital grounds are kept separate in order to reduce noise coupling from the digital memory into the sensitive analog components.
IV. SENSOR OPERATION
In this section, we describe the details of the DPS chip operation. First, we describe the A/D conversion operation. Next, we discuss the basic imaging modes of operation including single frame capture, digital correlated double sampling, high-speed operation, and multiple image capture. Fig. 6 illustrates the per-pixel single-slope A/D conversion technique used in our chip. The globally distributed voltage ramp is connected to each pixel's comparator inverting (" ") input. The noninverting (" ") input on each comparator is directly connected to the sense node. The globally distributed gray coded counter values, shown as a stepped "digital ramp," are simultaneously applied to the per-pixel memory bit lines.
A. A/D Conversion Operation
At the beginning of conversion, the ramp voltage is lowered to just below the lowest expected sense node voltage, which sets the comparator output to high. This enables the per-pixel memory to begin loading the gray code values. The ramp is then swept linearly until it exceeds the reset voltage. Simultaneously, the gray code counter sweeps across an equivalent set of values (256 for eight bits). As the ramp crosses each pixel's sense node voltage, its comparator output switches low, and the gray code value present at that moment is latched in the pixel's memory. At the end of conversion, each pixel's memory contains an 8-bit gray coded value that is a digital representation of its input voltage.
Although using a linear ramp is the typical approach, it is possible to use alternative ramp profiles such as piecewise linear or exponential curves that compress or expand different illumination ranges. It is also possible to change the gain of the A/D conversion by changing the voltage range of the analog ramp. One may also use alternate sequences for the digital inputs using the auxiliary inputs. Fig. 7 depicts a simplified timing diagram for the DPS chip. Operation can be divided into four main phases: reset, integration, A/D conversion, and readout. The reset, integration and A/D conversion phases occur completely in parallel over the entire array, i.e., in "snap-shot" mode, thus avoiding image distortion due to the row by row reset and readout of APS. To minimize charge injection into the sense node, which causes high FPN, a shallow reset signal falling edge is used. Sensor integration is limited by dark current or signal saturation on the long end and by internal time constants on the short end. Practical lower and upper bounds on integration time were found to be under 10 s to well over 100 ms. After integration, per-pixel single-slope A/D conversion is simultaneously performed for all pixels, as discussed in the previous subsection. Typical conversion time is 25 s, and can be as low as 20 s at the highest frame rates. After conversion, readout commences. The readout of one frame is completed in around 75 s. Fig. 8 shows the bias generation circuits for the pixel-level comparators, including the power-down circuitry. It consists of two sections, each with a current mirror, a transmission gate and a pull-down transistor. The comparators and the sense amps are turned on only during A/D conversion and readout phases by raising the Power Enable control. Power cycling is not essential, but since full frame conversion and readout can be accomplished in as little as 100 s, it can save several orders of magnitude of power when the chip is running at low frame rates and hence low A/D conversion/readout duty cycles.
B. Single Frame Capture
The current mirrors divide down the external references (Bias1, Bias2) by a factor of 100 in order to reduce the impedance of the external references for higher noise immunity. The transmission gates, operated by Power Enable and its complement, control whether the current mirror outputs are connected to the pixel array. When they are not connected, a pull-down transistor in each bias section connects the bias lines to ground, which shuts off the current source transistors in the two biased comparator stages. The circuits were designed, based on the loading of the 352 288 pixel array, to power down or up within 100 ns.
C. Imaging Modes
The DPS chip operation is quite flexible. The timing and order of different phases can be easily programmed for different imaging applications. Fig. 9 illustrates some of the possible imaging modes of the chip. Mode (A) is the single frame capture scenario we detailed in the previous subsection. At low speeds, each phase can be kept completely separate so that, for example, noise coupling due to digital readout need not influence the sensor reset, integration or conversion. Mode (B) is used to implement digital correlated double sampling by converting and reading a "reset frame" right after reset. The digitized reset frame is subtracted from the the digitized image frame externally. This is a "true" CDS operation, albeit digital in nature, in the sense that the two frames are taken after the same reset. Since a full frame conversion and readout can be completed in 100 s or less, more frames can be converted and read out during a single exposure time. This is denoted by mode (C) in Fig. 9 . For example, in a typical 30 ms exposure time, tens or even hundreds of frames can be converted and read out. This "oversampling" can be used to implement several image enhancement and analysis applications such as dynamic range enhancement, motion estimation and compensation, and image stabilization. At the highest speeds, one can overlap and pipeline phases to maximize integration time and thus reduce the amount of illumination needed, as illustrated in mode (D). For example, at 10 000 frames/s, the combined reset, A/D conversion and readout time closely approaches the full frame pe- riod. By overlapping integration with readout of the previous frame, integration time can be increased from close to zero to about 75 s out of the 100 s frame period.
V. TESTING AND CHARACTERIZATION
The DPS chip has been tested and characterized and shown to be fully functional. In the following subsections, we briefly describe the test setup for the chip, present the electrical, optical, and noise characterization results, and show results demonstrating that digital readout noise has little or no effect on the imaging performance of the chip.
A. Test Setup
Achieving our goals of 10 000 frames/s and 1 Gpixels/s operation required an output data rate of over 1.33 GB/s as well as nanosecond-level real-time control over the chip. Since this data rate exceeds that of common contemporary computer systems, we assembled a rackmounted system centered around a high-speed digital pattern generator and logic analyzer that controlled the chip and other test hardware and downloaded the chip's output data to a PC. Additional hardware included a high-speed programmable pulse generator and several programmable analog waveform generators. The pulse generator was used to drive the DPS chip's readout clock and the waveform generators were used for the analog ramp, PG, TX, and Pixel Reset. As mentioned earlier, the DPS chip includes sequencing circuits to reduce the off-chip control demands. This on-chip capability, combined with the test equipment hardware, made it possible to only use the simple passive test board depicted in Fig. 10 to interface to the DPS chip.
The high-speed image capture required special attention to the optical test setup. An optical device mounting rail was used to hold the test board as well as various optical components such as an integrating sphere, test image projection hardware, lenses, and objects used as imaging targets. Illumination was generally provided by two standard tungsten light sources of up to 1000 W, with Fresnel lenses. This level of illumination is typical in high-speed imaging applications [15] . To maximize the collected light, a variable focal length ("zoom") lens of maximum aperture was used. Targets were typically imaged from a distance of 18 inches. Since close focus and large lens apertures result in shallow depth of field and critical demands on image plane alignment, micrometer adjustments on lens placement and focusing were provided.
B. Electrical and Optical Characterization Results
Table II summarizes the DPS characterization results. Of particular interest is the measured average power consumption of only 50 mW at 10 000 frames/s. The pixel-level comparators consume around 30 mW of static power, while the digital readout circuits consume around 20 mW of dynamic power. The poor imaging performance of the standard 0.18-m CMOS process resulted in high dark signal of 130 mV/s and low QE of 13.6%. With conversion gain of 13.1 V/e , sensitivity was just over 0.1 V/lux/s. Dark current and QE can be significantly improved with minor process modifications that should not significantly affect pixel area or chip performance. The ADC integral nonlinearity (INL) was measured over the maximum useful input range of 1 V, at a typical 1000 frames/s, without correlated double sampling, and averaged for all pixels. It was found to be 0.22% or 0.56 LSB. We also found that reducing the swing to 0.9 V improves INL to 0.1% or 0.25 LSB.
To determine dark current, conversion gain, and QE of the DPS pixel, our chip included single pixel APS and DPS test structures that can be individually accessed and whose sense node voltages can be directly readout. The test structures are described in detail in [16] . For completeness, we provide the results that are relevant to the DPS chip.
The measured quantum efficiency curve for the photogate is shown in Fig. 11 . The maximum QE is around 13.6% at wavelegth of 600 nm. The major reason for the low QE is the high recombination rate in the highly doped substrate. The measured dark current density was found to increase superlinearly with reverse bias voltage as shown in Fig. 12 . Since lowering PG voltage was also found to have little effect on QE [16] , we typically operated PG at 2.1 V or less.
We found that the transfer transistor of the photogate circuit suffered from high off-current in spite of using a thick oxide transistor. We performed an experiment to find out the transfer gate voltage needed to turn it off. Fig. 13 plots the normalized quantum efficiency of the photogate device for TX voltage from 1 V down to 0.6 V. During the experiment, the reset voltage is kept at 1.15 V and PG is pulsed between 0 and 2.1 V. It is clear that the transfer gate cannot be turned off unless the gate voltage (TX) is negative.
Since the transfer gate cannot be turned off using nonnegative TX voltages, we often operated the photogate as a photodiode by setting both PG and TX voltages to optimum fixed voltages. We found that QE in this mode is only slightly lower than when operating in the normal photogate mode. In this photodiode mode, however, ADC linearity is slightly compromised at high frame rates, since integration continues during A/D conversion.
C. Temporal Noise and FPN
Correlated double sampling is perhaps the simplest example of how multiple image acquisitions within one integration can improve image quality. With digital CDS, FPN due to comparator offset and reset transistor threshold voltage and reset temporal noise are greatly reduced. In Fig. 14 , two images rendered using the same scale, show fixed pattern noise with and without correlated double sampling (performed digitally offchip). On the left one can see significant noise that is primarily due to random variations in the pixel-level ADC comparator offset voltages. This random pattern of noise tends to be less visually objectionable than column fixed pattern noise, common in typical analog APS designs, that results in streaks. On the right is the result after external digital CDS. The FPN has been reduced from 0.79% to 0.027%, rms, a reduction by nearly a factor of 30. The final FPN number is about th of an LSB. Fig . 15 shows two images of temporal noise, with and without CDS, using a 1-ms integration time, in the dark. In this case, the images show the variability in pixel values over time, with FPN removed. Using digital CDS, temporal noise has been reduced from 1.6% to 0.15% rms, which is less than of an LSB.
D. Digital Noise Coupling
Since DPS operation involves per-pixel digitization, digital pixel readout and high-speed I/O switching during integration, it is important to investigate the impact of digital coupling on the sensor performance. This is an especially important question given the ability of the DPS architecture to take hundreds of image samples within a single integration. To examine this issue, we devised the experiment explained with the aid of Fig. 16 . The experiment was conducted under worst-case noise conditions, where the total integration time was minimized and the time spent converting and reading out was maximized to the point of being continuous.
The experiment consisted of 11 sets of measurements. In the first set we performed a reset followed by an A/D conversion and a readout, integrated for 24 ms, and then performed a final A/D conversion and a readout. Digital CDS was performed on the two captures to increase the sensitivity of the measurements. This is our baseline measurement that should include the least amount of digital coupling noise. The remaining 10 measurements were performed with additional captures (i.e., A/D conversions and frame readouts) within the 24-ms integration time, respectively. Digital CDS was performed in each case, using the first and last samples immediately before and after the 24 ms integration. Readout speed was set at 1.33 GB/s and the total A/D conversion and readout time was 240 s per capture. With 100 captures within the 24 ms integration, the chip was continuously converting and reading out during the integration period, with no gaps. The entire experiment was repeated twice: once in the dark and once using light from a stabilized light source and an integrating sphere to provide stable, uniform illumination.
The results are plotted in Fig. 17 . It is evident from the data that the noise curves are essentially flat: any trend is insignificant compared to the baseline (with no multicapture) noise levels. Fig. 18 shows an image acquired from a 1000 frames/s (integration time just under 1 ms) video stream. Except for digital CDS, no other processing was performed on the image. While the image is of a stationary subject, the chip was operated in continuous video mode. It highlights the image quality that can be obtained at these speeds, even with a small array size and fill factor. Note the subtle aliasing patterns in the finely engraved hair and downsampling of the background engraving due to the low spatial resolution of the sensor. Fig. 19 shows four frames (1, 11, 12 , and 31) from a continuous 10 000 frames/s video sequence. They show a model airplane propeller rotating in front of a stationary resolution chart. The propeller is rotating at about 2200 rpm, which results in the visible blade rotating by about 40 . The scene is lit from two sides, forming two shadows that follow the propeller. At this speed, neither CDS nor power cycling is used, and each frame's reset and integration is overlapped with the readout of the previous frame's data [mode (D) in Fig. 9 ], as explained earlier. The overall image quality appears to be satisfactory for high-speed motion analysis and other high-speed video applications.
VI. SAMPLE IMAGES

VII. PERFORMANCE LIMITS
In this section, we discuss the scaling and performance limits of the DPS architecture.
A. Pixel Size
The DPS chip we described has a 9.4 9.4 m pixel with 15% fill factor. The low fill factor is in part due to the use of a photogate. The fill factor using a photodiode would be around 25%. In Fig. 20 we plot estimates of pixel size versus fill factor assuming the use of a photodiode for CMOS technologies down to 0.1 m.
Our implementation employed a 3T type DRAM because of its simple design and compatibility with standard digital CMOS process. The memory occupies around 28% of the pixel area. If a 1T DRAM were used instead, the area occupied by the . Projected frame rates versus image sensor array size for the current DPS implementation, using faster output throughput, and using faster memory. Output frame rates are reported for the first two cases while on-chip frame rate is reported for the third. memory would be significantly decreased. However, since our pixel layout is metal limited, using 1T DRAM is not expected to reduce the overall pixel size. In more advanced processes, using 1T DRAM may yield smaller pixel designs. But since memory occupies a fraction of the pixel, such improvements will at best be marginal.
B. Frame Rate
The architecture of the DPS chip we described can be easily scaled to larger array sizes and/or higher speeds than those demonstrated by our implementation. Throughput can be increased by employing high-speed memory (e.g., [17] ) and high-speed I/O techniques (e.g., [18] ) without the need to speed up the per-pixel ADCs, since their throughput scales linearly with array size. Fig. 21 plots three curves comparing projected frame rates versus array size: the first assumes our current implementation, the second assumes an I/O throughput that is five times faster than the current implementation, and the third is the internal frame rate, i.e., the highset frame rate from the sensor to an on-chip memory or processors assuming a state-of-the-art high-speed pixel-level memory.
VIII. CONCLUSION
A digital pixel sensor implemented in a standard digital CMOS 0.18-m process was described. The 3.8 million transistor chip has 352 288 pixels. Each 9.4 9.4 m pixel contains 37 transistors implementing a photogate circuit, an 8-bit single-slope ADC, and eight 3T DRAM cells. Pixel reset, integration, and A/D conversion occur in full frame parallel "snap-shot" fashion. Data is read out via a 64-bit-wide bus at 167 MHz for a peak data bandwidth of 1.34 GB/s. The DPS chip achieved continuous 10 000 frames/s operation and sustained 1 Gpixels/s throughput, while using only 50 mW of power. With further scaling, significant additional per-pixel memory, processing power, and speed will inevitably become practical, further enhancing the capabilities of the DPS approach.
